



101764000

Dudeck 3-6-11-34-7

C of C

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Patent Application

Applicant(s): Dudeck et al.
Case: 3-6-11-34-7
Serial No.: 10/764,000
Patent No.: 7,085,149
Issue Date: August 1, 2006
Group: 2827
Examiner: Son Mai

I hereby certify that this paper is being deposited on this date with the U.S. Postal Service as first class mail addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450

Signature: Robertt Blak Date: September 6, 2006

Title: Method and Apparatus for Reducing Leakage Current in a Read Only Memory Device Using Transistor Bias

TRANSMITTAL LETTER

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Attn: Certificate of Corrections Branch

Sir:

Certificate
SEP 13 2006
of Correction

Submitted herewith are the following documents relating to the above-identified patent:

1. Request for Certificate of Correction Under 37 C.F.R. §1.322(a); and
2. Certificate of Correction.

There is no additional fee due in conjunction with this Certificate of Correction. In the event of non-payment or improper payment of a required fee, the Commissioner is authorized to charge or to credit **Deposit Account No. 50-0762** as required to correct the error(s). A duplicate copy of this letter is enclosed.

Respectfully,

Kevin M. Mason
Kevin M. Mason
Attorney for Applicant(s)
Reg. No. 36,597
Ryan, Mason & Lewis, LLP
1300 Post Road, Suite 205
Fairfield, CT 06824
(203) 255-6560

Date: September 6, 2006

SEP 13 2006



Dudeck 3-6-11-34-7

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Patent Application

Applicant(s): Dudeck et al.
Case: 3-6-11-34-7
Serial No.: 10/764,000
Patent No.: 7,085,149
Issue Date: August 1, 2006
Group: 2827
Examiner: Son Mai

I hereby certify that this paper is being deposited on this date with the U.S. Postal Service as first class mail addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450

Signature: *Deborah Blah* Date: September 6, 2006

Title: Method and Apparatus for Reducing Leakage Current in a Read Only Memory Device Using Transistor Bias

REQUEST FOR CERTIFICATE OF CORRECTION OF
PATENT FOR PTO MISTAKE(S) UNDER 37 C.F.R. 1.322(a)

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

In accordance with 37 C.F.R. §1.322, the patentee for the above-identified patent hereby requests the issuance of a Certificate of Correction with respect to errors in the above-identified patent.

The errors are set forth on the proposed Certificate of Correction (PTO-1050) submitted herewith, in duplicate.

There is no additional fee due in conjunction with this Certificate of Correction. In the event of non-payment or improper payment of a required fee, the Commissioner is authorized to charge or to credit **Deposit Account No. 50-0762** as required to correct the error. A duplicate copy of this letter is enclosed.

Respectfully,

Kevin M. Mason

Kevin M. Mason
Attorney for Applicant(s)
Reg. No. 36,597
Ryan, Mason & Lewis, LLP
1300 Post Road, Suite 205
Fairfield, CT 06824
(203) 255-6560

Date: September 6, 2006

SEP 13 2006

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.
(Also Form PTO-1050)

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO : 7,085,149
DATED : August 1, 2006
INVENTOR(S) : Dudeck et al.

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

In column 10, lines 9-10, before "coupled to a biased gate voltage" and after "gate terminal adapted to be" please insert -- substantially simultaneously --.

MAILING ADDRESS OF SENDER:

Ryan, Mason & Lewis, LLP
1300 Post Road - Suite 205
Fairfield, Connecticut 06824

PATENT NO. 7,085,149

No. of additional copies



Burden Hour Statement: This form is estimated to take 1.0 hour to complete. Time will vary depending upon the needs of the individual case. Any comment on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

SEP 13 2006